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A model for the realization of asynchronous sequential machines 
is presented which allows the asynchronous systems to operate in an 
essentially synchronous manner. With the aid of this model, existing 
methods for synthesizing synchronous sequential machines can be 
utilized to synthesize asynchronous sequential machines. Therefore, 
the realization brings closer together the theories of synchronous 
and asynchronous sequential machines. Shift registers are used to 
store the previous input and/or output signals as well as the present 
input signals. The detail hazard-free logic design of each cell of shift 
registers i shown. By using the outputs of the left most cells of feed- 
back output shift registers as the output lines of the asynchronous 
sequential machine, the hazards on the output lines are eilminated. 
The realization of this paper can be used to realize definite events 
which are free of critical races. 
I. INTRODUCTION 
A method for synthesizing asynchronous sequential circuits was pre- 
sented by Huffman [1, 2]. Mealy [3], Moore [4], Ginsburg [5], and Paull 
and Unger [6] also made contributions in the area of synchronous e- 
quential machine modeling and design. A realization of definite asyn- 
chronous squential machines by feedback-free circuits of asynchronous 
unit delays and combinational gates has recently been presented by 
Brzozowski and Singh [7]. However, for different n (number of input vari- 
ables), different circuits have to be used for the asynchronous unit delay 
elements. In  addition, as the number of input variables increases, the 
design of the asynchronous delay element becomes t dious. 
In this paper, a model for the realizations of asynchronous sequential 
* This paper is based in part on Chapter 2of Su [18]. 
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circuits is shown which with a slight modification, also model synchronous 
machines. In this model shift registers are used to store the previous 
values of input and/or output signals as well as the present input signals. 
The detail hazard-free realization of each shift register cell is presented 
which is independent upon the number of input variables, i.e., the same 
type of cell is used for each input or output signal. With the aid of this 
model, existing methods for synthesizing synchronous equential ma- 
chines can be utilized for synthesizing asynchronous sequential machines. 
Therefore, the realization brings together the theories of synchronous 
and asynchronous sequential machines. The realization can also be used 
to realize definite events. 
II. REALIZATION OF ASYNCHRONOUS SEQUENTIAL MACHINE VIA 
SYNCHRONOUS OPERATIONS 
A brief review of the basic properties of asynchronous sequential ma- 
chines has been given in [7] hence will not be repeated here. For details 
the reader is referred ¢o [1, 2, 8-12]. 
Consider a sequential circuit having n binary input variables, 
xl, x2, . . .  , x~ and m binary output variables zl, z2, .-- , zm. Let us 
define the vMues of the present input signals to an asynchronous se- 
quentiM machine as the present input n-tuple. If any one or more input 
signals change their values the input n-tuple is changed and the present 
input n-tuple becomes the previous input n-tuple. The output m-tuples 
corresponding to the previous and present input n-tuples are called the 
previous and present output m-tuples, respectively. A sequential machine 
M is said to be definite or to have finite memory if the present output 
m-tuple is only determined by the present input n-tuple as well as previ- 
ous input n-tuples or/and previous output m-tuples. In synchronous se- 
quential circuits, the input n-tuple is examined periodically (every period 
of clock pulses). Therefore, the present input n-tuple can be the same as 
the previous input n-tuple. On the other hand, in asynchronous case, 
only the change of input n-tuple is of interest since the machine will stay 
at a stable state as long as the input n-tuple is unchanged. We consider 
the "input state" as one "state" as long as the input n-tuple is un- 
changed. The present input n-tuple is always different from the last 
input n-tuple. Therefore, for asynchronous sequentiM machines, if we 
can design a circuit Milch generates a output pulse whenever any one or 
more input signals change their values, and use this output pulse to 
synchronize the rest of circuits, then the asynchronous machine can 




FIG. 1. A circuit for the detection of the change of input signals 
operate in an essentially synchronous manner. This idea can be expressed 
by Fig. 1. The D's denote delay elements. If T is the length of the delay 
of D elements and if the Exclusive-OR gates and the OR gate are as- 
sumed to be ideal, then the OR gate outputs apulse of width T whenever 
one or more x's change their value. Hence the width of the pulse can be 
adjusted by changing the length of delay. This pulse is fed to the rest of 
the asynchronous system to synchronize the operations of the machine. 
In general, q is a sequence of nonperiodic pulses (instead of periodic in 
the synchronous case). Once signal q is generated, the rest of asyn- 
chronous equential circuits operate in an essentially synchronous man- 
ner. If hazards and critical races in asynchronous sequential circuits are 
properly eliminated, then procedures for synthesizing synchronous se- 
quential circuits can be used in the asynchronous case. 
III. A MODEL FOR ASYNCHRONOUS SEQUENTIAL MACHINES 
It has been shown by McCluskey [14] that the feedback leads of syn- 
chronous equential circuit can be reduced by using the shift registers to 
store previous inputs and outputs. With the aid of the network shown in 
Fig. 1, the technique can also be used in the asynchronous sequential 
machines and the shift register is synchronized by the nonperiodic pulses 
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q instead of periodic lock pulses p. The same types of elements of shift 
registers used in synchronous sequential circuits can be used in the 
asynchronous machines. The T, S-R, J-K, S-R-T or J-K-T flip-flops can 
be used to construct shift registers. 
In a definite asynchronous sequential machine, the present output 
m-tuple is uniquely determined by the present input n-tuple as well as a 
finite number of previous inputs and outputs. Hence, the model shown in 
Fig. 2 can be used. Shift registers are used for storing previous inputs and 
outputs as well as the present input n-tuple. If clocked shift registers 
are used, then network N2 can be the network shown in Fig. 1 with the 
T flip-flop removed, where S, the output of N2, is the same as q of Fig. 1. 
Alternatively, let N~ of Fig. 2 be the network shown in Fig. 1. Then S 
changes its value whenever the input n-tuple changes. This in turn 
causes all shift register to shift to the right one bit. In this case the shift 
registers hift on level signals instead of clock pulses, and the design of 
each cell of register is shown in Fig. 3. Figure 3a shows the typical 
shift register cell C~ with inputs I and S and output z. The input I is 
the output of the previous hift register cell. The output z is I~1, i.e., 
the input of the next cell. The output of the cell, z, samples the input, I, 
whenever the control signal, S, changes its value. Signal z remains un- 
changed as long as S is unchanged. 
It is assumed that the input n-tuple will not change before the shift 
registers completing the shift operations. This implies that I and S will 
not change their values simultaneously and is denoted by ~'s, "don't 
cares", in Fig. 3b. The merger diagram and merged flow table with the 
secondary assignment as shown in Figs. 3c and 3d, respectively. The 
equations for the hazard-free r alizations are shown in Figs. 3e and 3f, 
respectively. The logic diagram for the NAND realization of the cell is 
shown in Fig. 3g. The delay element is not shown explicitly in the logic 
diagram since it is inherent in the NAND gates. 
In general, the function to be realized by Ni of Fig. 2 has function 
hazards [13] since several inputs to N1 may change their values simul- 
taneously due to the shift registers hifting. However, the hazards in 
z~ do not affect he state of the feedback shift register due to the fact that 
the flow table (Fig. 3d) for memory element has no essential hazard or 
d-trios [12]. 
Notice that hazards (transients) in the outputs can be eliminated by 
taking the output lines (z~'s) from the outputs of the left-most cell of 
"output feedback shift registers". 
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FIG. 2. An Asynchronous Sequential Circuit Model 
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Remark. The delay associated with a wire is assumed to be less than 
the delay associated with a gate. If this is not true the circuit may mal- 
function. Consider, for example, a shift register segment shown in Fig. 4 
with the initial content being 111. If S changes from a 0 to a 1 and a 0 
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FIG. 3. Synthesis of a typical shift register cell by Huffman's Me~hod 
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FIG. 4. Hazards from the delay associated with a wire 
is shifted in from the left, it will shift into cell 1 and yields 011. Due 
to the delay shown in Fig. 4 (represents he delay of the wire for S going 
into cell 2), the 0 in cell 1 will change the content of cell 2 from a 1 to a 0 
(while S is still in 1) and results in a final content of 001 instead of 011. 
IV. FUNCTION ARRAY REPRESENTATION OF DEFINITE 
ASYNCHRONOUS SEQUENTIAL MACHINES 
Any finite memory synchronous sequential machine can be expressed 
by a function array [15, 16, 18] (function table); the columns of the in- 
put array correspond to the previous inputs and outputs as well as the 
present input n-tuple; and columns of the output array correspond to the 
present output m-tuple [14, 17]. 
Since the definite asynchronous sequential machine model shown in 
Fig. 2 and the circuit derived in last section operate in an essentially 
synchronous manner, the derivation of the function array is a straight- 
forward generalization f the procedure for synchronous circuits and also 
of the procedure of Brzozowski and Singh [7]. 
Once the function array for the an asynchronous or a synchronous 
machine is instructed, the rest of sequential circuit becomes a combina- 
tional circuit problem. Therefore, it can be solved by a digital computer 
using the existing algorithms and programs [15, 16, 19]. 
V. CONCLUSION 
Most of the modern digital computers are synchronous computers be- 
cause of the various problems, such as hazards and critical races, which 
occur in the asynchronous systems are avoided in the synchronous ma- 
chines. Since theoretically the asynchronous sequential machines are 
faster than that of synchronous machines, the investigation of the 
hazard-free r alization of asynchronous machines with no critical races is 
of interest. The realization of asynchronous sequential machines pre- 
sented in the foregoing brings the synchronous and asynchronous theories 
closer together. It is believed that the idea of this paper affords a new 
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approach for the further investigations of theories and design of asyn- 
chronous digital systems. 
Finite memory sequential machines can be realized by shift registers 
which only store the previous input signals. However, by using both the 
input and output shift registers as shown in this paper, the number of 
input shift register cells can often be greatly reduced. For example, a 
problem may occur such that, instead of using twenty input register 
cells to store the previous twenty inputs, it may be sufficient o store 
only five previous inputs if two previous outputs are also stored; thereby 
twelve shift register cells are saved. 
In the digital machines in use today, the feedback lines normally are 
not accessible (especially in high-speed circuitry due to lead-length 
limitations). In the finite memo1:7 sequential circuit model presented in 
the foregoing, the only feedback lines are the lines associated with the 
output variables (z's) i.e. there are no y's. Therefore, it is easier for 
error diagnosis, especially if the cells of the shift registers are made 
accessible. 
Since the shift registers are much cheaper than a few years ago, and 
their prices continue to go down, the total cost of the shift realization of 
a sequential machine can be low. 
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